

SOP-8L Plastic-Encapsulate MOSFETS

ALJ55P04S

P-Channel enhancement mode power mosfet

Description


The ALJ55P04S uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

Features

- $V_{DS} = -55V, I_D = -4A$
 $R_{DS(ON)} < 82m\Omega @ V_{GS} = -10V$
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- DC-DC Converter



Absolute Maximum Ratings

Symbol	Parameter	Limit	Unit
I_D	Drain Current	$T_a = 25^\circ C$	-4
I_D	Drain Current-Continuous ($T_c = 100^\circ C$)		-2.8
I_{DM}	Pulsed Drain Current		-25
P_D	Max Power Dissipation	$T_a = 25^\circ C$	3
V_{GS}	Gate-to-Source Voltage		± 20
V_{DS}	Drain-Source Voltage		-55
T_{STG}	Storage Temperature Range		-55 to + 150
T_J	Junction Temperature		$^\circ C$

Thermal Resistance

Symbol	Parameter	Limit	Unit
$R_{\theta JA}$	Thermal Resistance.Junction- to-Ambient ^(note 2)	42	$^\circ C/W$

Electrical Characteristics (T_J=25°C unless otherwise specified)


Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{(BR)DSS}	Drain-to-Source breakdown voltage	V _{GS} = 0V, I _D = -250μA	-55			V
R _{DS(On)}	Static Drain-Source On-Resistance ²	V _{GS} = -10V, I _D = -4A		66	82	mΩ
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = -250μA	-1.5	-2.6	-3.5	V
I _{DSS}	Drain-to-Source leakage current	V _{DS} = -55V, V _{GS} = 0V			-1	μA
I _{GSS}	Gate-to-Source forward leakage	V _{GS} = 20V, V _{DS} =0V			100	nA
	Gate-to-Source reverse leakage	V _{GS} = -20V, V _{DS} =0V			-100	
g _{fs}	Forward Transconductance	V _{DS} =-15V, I _D =-4A	16			S
t _{d(on)}	Turn-On Delay Time	V _{DD} =-30V, R _L =30Ω V _{GS} =-10V, R _{GEN} =6Ω		8		ns
t _r	Turn-On Rise Time			9		
t _{d(off)}	Turn-Off Delay Time			65		
t _f	Turn-Off Fall Time			30		
C _{iss}	Input Capacitance	V _{GS} = 0V V _{DS} = -25V f = 1.0MHz		1450		pF
C _{oss}	Output Capacitance			145		
C _{rss}	Reverse Transfer Capacitance			110		
Q _g	Total Gate Charge	V _{DS} = -30 V, V _{GS} = -10 V, I _D = -4 A		26		nC
Q _{gs}	Gate Source Charge			4.5		
Q _{gd}	Gate Drain Charge			7		
V _{SD}	Diode Forward Voltage ^(note3)	I _S =-4A, V _{GS} =0V			-1.2	V
I _S	Diode Forward Current ^(Note 2)				-4	A

Notes :


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production.

Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward

Typical Characteristics




Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 $V_{GS(th)}$ vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance